Using Combinational Circuits for Control Purposes
نویسندگان
چکیده
منابع مشابه
Timing Analysis of Combinational Circuits using ADD's
This paper presents a symbolic algorithm to perform timing analysis of combinational circuits which takes advantage of the high compactness of representation of the Algebraic Decision Diagrams (ADD's). The procedure we propose, implemented as an extension of the SIS synthesis system, is able to provide more accurate timing information than any other method presented so far; in particular, it is...
متن کاملProbabilistic Methods for Combinational Circuits
The probabilistic methods for power estimation in combinational circuits are classified in two categories according to the adopted gate-delay model. The zero and real gate-delay power estimation methods. Under zero delay model, assuming spatiotemporal independence among the circuit signals, the switching activity, E(sw), of a circuit node, x, is given by ) 1 ( 2 2 ) ( 1 1 0 1 x x x x p p p p sw...
متن کاملOptimizing Combinational Circuits for FPGAs Using Genetic Programming
Although the synthesis of various hardware description languages for FPGA platforms is an intensely researched topic, the techniques for automatically inferring and instantiating components from a library of built-in, complex, flexible hard blocks in a given circuit are only poorly developed. In this thesis, I present a heuristic, non-deterministic algorithm to solve this problem using genetic ...
متن کاملATPG for combinational circuits on configurable hardware
In this paper, a new approach for generating test vectors that detects faults in combinational circuits is introduced. The approach is based on automatically designing a circuit which implements the -algorithm, an automatic test pattern generation (ATPG) algorithm, specialized for the combinational circuit. Our approach exploits fine-grain parallelism by performing the following in three clock ...
متن کاملA Fault Detection Method for Combinational Circuits
As transistors become increasingly smaller and faster and noise margins become tighter, circuits and chip specially microprocessors tend to become more vulnerable to permanent and transient hardware faults. Most microprocessor designers focus on protecting memory elements among other parts of microprocessors against hardware faults through adding redundant error-correcting bits such as parity b...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Computer Science
سال: 2009
ISSN: 1549-3636
DOI: 10.3844/jcssp.2009.507.510